Digital correlated double sampling (DCDS), a readout technique for chargecoupled devices (CCD), is gaining popularity in astronomical applications. By using an oversampling ADC and a digital filter, a DCDS system can achieve a better performance than traditional analogue readout techniques at the expense of a more complex system analysis. Several attempts to analyse and optimise a DCDS system have been reported, but most of the work presented in the literature has been experimental. Some approximate analytical tools have been presented for independent parameters of the system, but the overall performance and trade-offs have not been yet modelled. Furthermore, there is disagreement among experimental results that cannot be explained by the analytical tools available.
INTRODUCTION
Charge-coupled devices (CCDs) are widely used for scientific imaging because of their high quantum efficiency, linearity and photon dynamic range. However, the dynamic range of astronomical CCDs is usually limited by the readout noise produced by the on-chip amplifier and the reset noise at the sensing capacitor (White et al. 1974; Barbe 1975; Janesick 2001) . A correlated double sampling (CDS) scheme removes the reset noise and attenuates low frequency noise components (White et al. 1974; Barbe 1975 ). White noise components can also be reduced by using a limited-bandwidth preamplifier. However, lowering the bandwidth requires a longer separation between samples due to the signal settling, which increases the pixel time and the low-frequency noise contribution (Kansy 1980; Hopkinson & Lumb 1982) .
In the search for a better noise reduction, a differentialaveraging scheme was proposed, which was proven to be optimal for white noise components (Hegyi & Burrows 1980) . The usual implementation, known as dual slope integration, comprises analogue switches and an integrator (Janesick 2001) . By using this technique on a standard CCD, the noise can be lowered at the expense of a reduced frame rate by using longer pixel integration times. However, the readout noise cannot be reduced without bound due to the contribution of low-frequency noise, which imposes a noise floor that limits the performance of CCDs for low-light applications. A comprehensive analysis of analogue readout schemes can be found in Hopkinson & Lumb (1982) , which provides analytical expressions useful for design.
The development of low-noise readout techniques was inactive for over two decades, until Gach et al. (2003) proposed the digital correlated double sampling (DCDS) scheme. In this scheme, most of the analogue circuitry is replaced by an oversampling ADC and a digital filter. Due to the development of high-speed, high-resolution ADCs, the digital implementation of the differential-averaging has outperformed the traditional dual slope integration. Furthermore, the DCDS scheme allows to implement any arbitrarily-shaped filter instead of a simple averaging filter, thus increasing the design complexity compared to that of the well-studied analogue techniques.
Based on a qualitative understanding of noise correlation properties, Gach et al. (2003) experimentally found that, for a particular CCD, a weighted filter performs better than an averaging-filter. However, this result was only optimal for a specific setup and was not supported by an analytical framework. Using a different experimental setup, Clapp (2012) tested similar weighted profiles, but reported a better performance for the averaging filter. Clapp also presented an approximated expression to compute the noise of the DCDS system, although it was derived only for an averaging filter. Therefore, the theory failed to explain the disagreement with Gach et al. (2003) . Afterwards, Tulloch (2013) simulated the performance of several weighted filters and reported a marginal noise reduction over the averaging filter at low pixel rates. A first approach to compute optimal weights analytically was presented by Alessandri et al. (2013) , who analysed the design of the digital filter for noise reduction under ideal settling conditions of the video signal. Other design variables such as the ADC sampling frequency and resolution, and the amplifier bandwidth have been studied independently (Tulloch 2013; Smith 2013; Stefanov & Murray 2014) . However, there has been no analysis for the overall performance of a DCDS readout system with arbitrary weighted filters.
In this work, an in-depth theoretical analysis of a generic DCDS readout system is presented as follows: Section 2 provides a mathematical description of the DCDS system. In Section 3, the output statistics of the system are computed with the proper continuous-and discrete-time treatment of the noise processes involved. The SNR optimisation model is depicted in Section 4, and a simulation model for a DCDS readout system is depicted in Section 5. Theoretical and simulated results are presented in Section 6. In Section 7, conclusions are drawn. Fig. 1 depicts a generic setup of a DCDS readout system along with the characteristic waveforms of a CCD. The measurement of each pixel is performed as follows: the sensing capacitor Cs is reset to V ref by the analogue switch M1. Due to thermal noise, charge injection and clock feedtrough, a voltage drop ∆V produces an uncertain initial voltage, which will be referred to as the reset voltage. At t = t d , the pixel charge is transferred to the sensing capacitor, discharging the capacitor by a voltage Vp, which is related to Figure 1 . Generic setup of a DCDS readout system (top), and typical waveforms of a CCD (bottom), where va is the voltage at the CCD sensing capacitor, and vc is the voltage after the onchip amplifier and the signal conditioning stage, both described by G(s). The signal is sampled starting at t=0, and the digital filter depicted by h j is applied to compute the pixel value. The amplifier noise, modelled by n(t), is not considered in the plots for simplicity.
READOUT SYSTEM
the pixel charge ne by the output sensitivity Sv, thus
Therefore, the voltage at the sensing capacitor can be expressed as
where
is the pixel signal and u(t) is the Heaviside function. The reset pulse is left out of equation (2) for simplicity, and it is assumed that the reset voltage is fully settled.
The voltage at the sensing capacitor is buffered by an on-chip amplifier, which adds noise to the measurement. This amplifier can be modelled as a noiseless amplifier (block Amp in Fig. 1 ) preceded by an equivalent series noise voltage source with two-sided PSD S(iω) (Gray 2009 ). Hence, the voltage at the input of the noiseless amplifier is given by
where n(t) is the amplifier input-referred series noise voltage. The CCD output is processed by a signal conditioning stage as depicted in Fig. 1 . For analysis purposes, the noiseless amplifier and the signal conditioning circuit can be described by a single generic transfer function G(s) with impulse response g(t).
The signal at the ADC input can be computed as a linear convolution between v b (t) and g(t), hence vc(t) = {Vr * g}(t) − {vp * g}(t) + {n * g}(t). (4) Then, the signal is sampled with a period Ts, where t = 0 is arbitrarily defined before the first sample, as shown in Fig. 1 . A column vector of N samples x = [x1, .., xj , .., xN ] t is taken at t = jTs, with j = 1..N , thus
where vj = −{vp * g}(jTs), rj = {Vr * g}(jTs), nj = {n * g}(jTs) and qj is the quantisation and electronic noise introduced by the ADC. Finally, the digital filter described by h = [h1, .., hj , .., hN ] t is applied to compute the pixel value as
hj xj ,
which is the output of the DCDS system.
OUTPUT STATISTICS
Knowing the noise characteristics of the system at the ADC input, the expression for the SNR after the digital filter is derived as follows. The mean value of the pixel measurement can be computed as
hj (vj + rj ),
since nj and qj are zero-mean random variables (see Section 3.2), and both vj and rj are deterministic functions of Vr and Vp, which are constant within a pixel. The variance of the pixel measurement is given by
hj nj + hj qj
Considering that nj and qj are independent variables (see section 3.2), the expected value of their product is zero, thus
where Rn[j, k] and Rq [j, k] are the terms of the discrete autocorrelation matrices of the amplifier and ADC noise, respectively. The noise models for these processes and the procedures to compute σ 2 amp and σ 2 ADC are presented separately in the following subsections.
Output amplifier noise
The noise of the CCD output amplifier usually comprises white noise and one or more low-frequency noise components (Janesick 2001; Hopkinson & Lumb 1982) . For mathematical purposes, the two-sided PSD of the amplifier inputreferred series noise voltage is described as a superposition of power-law noise sources given by
which describes white noise (αm = 0) and low-frequency noise, where αm is usually between -1 and -2. Accordingly, at the ADC input, the noise spectrum is given by
Given the composition of equation (11), the outputreferred voltage noise will be derived for a single power-law noise source Sm(iω), and the total noise can be computed as the superposition in quadrature of the contribution of each power-law noise source.
Although the autocorrelation matrix from equation (9) could be computed by the inverse Fourier transform of Sc(iω), it usually does not yield a closed-form expression and requires N infinite-length numerical integrations. Therefore, the resulting expression for σ 2 x provides little insight for design. An alternative approach, widely used in instrumentation for detectors in particle physics experiments, employs a time-domain noise model to design optimal filters. The noise is modelled as a sequence of pulses with a certain shapeỹ(t), arriving poissonianly at times ta with an average rate ν and random sign (Avila et al. 2013; Goulding 1972; Radeka 1988; Pullia & Gatti 2001; Pullia & Riboldi 2004 ). The pulse shape that models a noise source Sm (iω) referred to the ADC input is expressed as (see appendix A)
The total integrated noise σ 2 m measured at the ADC input is computed in the time domain using Campbell theorem (Papoulis & Pillai 2002) .
which is equivalent to the amplifier noise autocorrelation function evaluated at t = 0 (see appendix B). When the noise converges to a finite value, and according to Parseval theorem, σ 2 m can also be computed in the frequency domain (Radeka 1988) , thus
The total integrated noise can be decomposed into two uncorrelated noise sources: the noise contribution of pulses that arrive before sampling (i.e. ta < 0) and the noise generated within the sampling window (i.e. 0 < ta < N Ts), hence
Since σ 2 m,0 (t) is the contribution of pulses generated before the first sample, its autocorrelation matrix is given by
and its contribution after the filter is directly computed aŝ
hj σm,0(jTs)
Using equation (15), this can be written aŝ
The contribution of the noise generated within the sampling window is computed by the same principle, which is developed in detail by Avila et al. (2013) . Thus,
Finally, the output referred contribution of Sm(iω) iŝ 
ADC noise autocorrelation
Consider an ADC with a resolution of B bits and a full-scale voltage range VFSR, so ∆ = VFSR/2 B is the least-significant bit (LSB). If the ADC is not overloaded, and if the input signal is large and active enough to span over several quantisation levels, the quantisation noise is modelled as an uncorrelated, zero-mean white noise with variance σ 2 q = ∆ 2 /12 (Widrow 1956 ). In the case of a DCDS system, a slowvarying but noisy signal is sampled, and the aforementioned conditions are met if ∆ is comparable to the standard deviation of the independent noise between two samples. This noise is composed by the CCD noise contribution generated within two samples and the ADC electronic noise σ 2 e , also called transition noise. Therefore, the LSB is upper-limited by
Under this assumption, the autocorrelation matrix of the ADC noise is given by
where δ[j, k] is the Kronecker delta. The ADC noise contribution at the filter output is directly computed as
For larger values of ∆, the quantisation noise may be partially correlated and the noise contribution will be higher than that predicted in equation (24). Therefore, in order to benefit from the quantisation noise reduction of the digital filter, the ADC resolution is lower-limited by
Nevertheless, a higher resolution still provides a benefit in the optimal setup due to a lower quantisation noise, and equation (25) is rarely an active restriction in low-noise applications. Furthermore, typical high-resolution ADCs have a transition noise of several LSB, so this equation is met regardless of the CCD noise. If the ADC resolution is fixed, the full-scale range referred to the sensing capacitor can be adjusted by the gain at the signal conditioning stage, thus trading the electrons range for a lower quantisation noise. Although there are more thorough models for the quantisation noise autocorrelation matrix (Gray 1990; Gray & Neuhoff 1998) , the model presented here is accurate for the conditions of operation of a DCDS system and was chosen for its simplicity.
SNR OPTIMISATION
In order to optimise the SNR, an analytical expression for the impulse response of the signal conditioning stage should be given, since it determines both the mean value and the variance of the pixel measurement. A typical signal conditioning stage for a DCDS system has a transfer function of the form
which comprises a single-pole high-pass filter defined by τ2, static gain G0 and a single-pole low-pass filter with time constant τ1. However, it is straightforward to extend the analysis presented here for higher-order systems. Even though G(s) comprises the effect of the AC coupling capacitor, in a well-designed system the coupling capacitor will be large enough so as to keep the signal integrity within a pixel (Hegyi & Burrows 1980) . Hence G(s) ≈ G0/ (1 + τ1s). By setting t d = N 2 Ts, and according to equation (7), the pixel mean value is
hj 1−e
Since the reset voltage remains constant within a pixel, it can be completely removed if the filter coefficients add up to zero, which is the basis of the differential sampling scheme. Replacing the signal conditioning impulse response into equation (12), and computing the fractional derivative, the pulse shape ym(t) can be expressed as (28) where E a,b (t) is the Mittag-Leffler function (Mathai & Haubold 2008) . Finally the SNR is expressed as
Figure 2. Simulation diagram: for each pixel, the reset voltage, pixel charge and amplifier noise are randomly generated and added as voltages. Time-and frequency-domain models can be selected for noise generation. An analogue filter is emulated with the simulation time-step, and then the signal is down-sampled to Ts. The ADC electronic noise is added and the signal is quantised. Finally, the digital filter is applied to compute the error.
which is an analytic function of the CCD noise parameters, the filter coefficients and a set of design variables γ = {G0, τ1, τ2, Ts, N, B, VFSR}. The signal power, the reset noise and the amplifier noise are proportional to G 2 0 , therefore changing the gain only affects the overall SNR due to the quantisation noise.
The optimisation is performed as follows. Given a fixed set of design variablesγ = {G0,τ1,Ts,Ñ ,B,ṼFSR}, the noise coefficients σ 2 m and σ 2 m,t (jTs) can be pre-computed with a single, finite-length numerical integration, and the SNR can be expressed solely as a function of the filter coefficients. Since the SNR is a highly nonlinear function, the filter optimisation is carried out by fixing the pixel gain and minimizing the noise. Hence, the optimisation problem is formulated as:
This problem can be solved with standard optimisation software tools (Fourer et al. 1993; Byrd et al. 2006) . The overall optimisation is performed as a semi-exhaustive search in the design space γ, which is usually bounded by the application requirements, available hardware and other design-related trade-offs.
DCDS READOUT SYSTEM SIMULATION SETUP
Based on the mathematical description of the DCDS readout system presented in Section 2, a set of simulations were programmed in MATLAB. As depicted in Fig. 2 , a random reset voltage Vr is generated for each pixel. The pixel charge is computed as a random, integer number of electrons ne, which is converted into voltage with the output sensitivity and added to the reset voltage at t = t d . The amplifier PSD is defined by white noise and a single low-frequency noise component, hence
with −2 b −1. It is usual to describe the low-frequency noise amplitude by the corner frequency fc, defined as the frequency at which the low-frequency noise power is equal to the white noise power. In this case,
and A f = As(2πfc) −b . For completeness, the noise can be generated by two methods:
• Time-domain (T-D) generation of noise pulses, based on the method proposed by Pullia & Riboldi (2004) .
• Frequency-domain (F-D) generation of noise, implemented by the method proposed by Kasdin (1995) .
The noise is added to the signal, and the analogue filter, described by G0, τ1 and τ2, is emulated to obtain the signal at the ADC input. The time-step of the simulation is defined by an oversampling rate over Ts for accuracy in the noise generation and filtering, so the signal is downsampled to Ts at the ADC to generate N samples. The ADC electronic noise is added to these samples, which are quantised with resolution B over a voltage range VFSR and digitally filtered by the FIR described by h. The pixel value is converted to electrons and compared with ne to compute the error. The simulation is entirely determined by the design variables γ = {G0, τ1, τ2, Ts, N, B, VFSR}, the filter coefficients and the system parameters ζ = {As, A f , b, Sv, σe}.
THEORETICAL AND SIMULATED RESULTS
A set of theoretical and simulated results are presented to validate the theory and illustrate the potential of the proposed method. The results were generated for the two sets of parameters shown in Table 1 , which are characterised by the noise PSD depicted in Fig. 3 . The CCD1 parameters were estimated from Cancelo et al. (2012) , whereas the parameters for CCD2 were taken from Tulloch (2013) , which depicts a typical E2V CCD. The LSB is set to 1 electron, so a full-well of up to 262.144 electrons could be read for an 18-bit ADC, and the ADC electronic RMS noise σe was set at 3∆. The high-pass filter time constant is fixed at 10 Hz to keep the signal integrity.
Figs. 4 and 5 show a set of optimal filter coefficients for different scenarios. Since CCD2 has a higher corner frequency than CCD1, the optimal coefficients for CCD2 are always steeper near the charge dump, which is consistent with the principle introduced by Gach et al. (2003) . Figs. 4 (a) and (b) show that the coefficients are not symmetrical for low bandwidths, whereas for a higher bandwidth as in Fig. 4 (c) and (d) , the optimal filter approaches those already reported in the literature for ideal signal setting (Alessandri et al. 2013 ). These results can be understood by considering that a lower bandwidth enlarges the noise temporal correlation, thus producing a better noise cancellation by the subtraction near the charge dump. Therefore, the optimal solution assigns more weights to the middle coefficients. However, some samples after the charge dump are attenuated because the charge is not fully settled, thus there is an optimal bandwidth for this trade-off. In this case, for both CCDs the noise performance was better at 1 MHz. This approach defies the accepted convention to use a high bandwidth and discard samples until the signal is settled after the charge dump. Imposing these conditions, the optimal coefficients tend to be flat but produce a sub-optimal result due to the additional restrictions. This explains the disagreement between Gach et al. (2003) and Clapp (2012) , and supports the results reported by Tulloch (2013) . Fig. 6 shows the contribution of all noise sources and the total RMS noise over the pixel rate, taken with a 40 MSPS ADC and a fixed bandwidth for every pixel rate. The theoretical predictions are plotted with solid lines, whereas the error bars were generated with simulations. The simulated results were obtained with the frequency-domain method for noise generation, although the time-domain method produces equivalent results. Each simulation point was computed for 100 pixels and repeated 20 times to compute the Figure 8 . RMS noise vs pixel rate for both CCDs. The standard averaging filter (Flat) is compared with the optimal filter computed by the proposed method (Opt). The results were generated with a 40 MSPS ADC. For each setup and pixel rate, the bandwidth that produced the lowest noise was selected in order to make a fair comparison of the achievable performance of both methods.
mean value and the error bars. The pixel rate is computed as the inverse of the sampling window, so it only depends on the sampling rate and number of samples. The time required for the reset pulse and charge transfer is not considered because it can vary for different CCDs and does not depend on the presented method, so the actual pixel rate is slightly lower. Due to the corner frequency location, white noise is dominant in CCD1 over most of the plotted range, whereas its contribution in CCD2 is dominant below 200 kHz.
The optimal setup was compared with the standard setup for a DCDS system with flat weights. In the latter, half of the samples are taken at the reset level. After the charge dump, some samples are discarded until the signal is settled to ∆/2 and the remaining samples are used to compute a simple differential average. Fig. 7 depicts the RMS noise over the pixel rate for both configurations and different bandwidths at the signal conditioning stage. Since the optimal filter is computed as a function of the bandwidth for every pixel rate, the proposed method performs adequately for a typical range of pixel frequencies, even if the bandwidth is fixed. This is an appealing feature, since it does not require to modify electronic components. Furthermore, the proposed method performs better than the averaging filter for any given bandwidth.
The overall optimal setup is reached by selecting the best bandwidth at each pixel rate, which is a result of the semi-exhaustive search depicted in Section 4. Fig. 8 shows the RMS noise for both CCDs read out with an averaging filter and with an optimal filter, where the optimal bandwidth was selected independently for both setups in order to make a fair comparison of the achievable performance. The optimal filter noise is always lower, and a significant noise reduction is achieved at high pixel rates due to the use of low bandwidths and the settling period of the CCD. When white and low-frequency noise contributions are commensurable, the optimal coefficients are successful in lowering the noise floor, particularly at low pixel rates.
CONCLUSION
A detailed and thorough mathematical model to describe a DCDS system was presented. Based on this model, the noise statistics at the system output were computed as a function of the CCD parameters and the system design variables. An optimisation model to maximise the SNR was developed, thus providing a systematic design methodology for an optimal DCDS readout system. Theoretical results were compared with realistic simulations to validate the theory and show the potential of the optimisation method. As a result, the trade-offs involved in the design of a DCDS system were analysed and previous experimental disagreements were explained.
APPENDIX A: PULSE SHAPE DERIVATION
An arbitrary two-sided noise power spectrum given by 
Following the same procedure shown in Pullia & Riboldi (2004) , the frequency core pulse is given by
and the frequency core pulse after a system G(iω) can be computed as
which is a hermitian function. The time-domain core pulse can be computed in terms of the system impulse response g(t) and the Fourier derivative property as
which is a real function. The core pulse is finally scaled in amplitude to make the noise energy consistent with the arrival rateỹ 
The autocorrelation function of ym(t), defined as
can be expressed only as a function of t = t2 − t1
If Ry(t) is absolutely integrable, its Fourier transform can be computed as
which is the noise spectrum of Sm(f ) referred to the ADC input, whereas the full spectrum Sc(iω) can be computed from superposition. Therefore, Sc(iω) is a wide sense stationary (WSS) process if
for all m. This means that even if Sm(iω) is not WSS, like flicker noise components, the noise at the ADC input can behave as a WSS process if the signal conditioning stage has a highpass filter. Furthermore, even in the absence of a highpass filter, the limited-bandwidth approximation of flicker noise produces the same result.
